Verilog is a description language used in the field of semiconductor and electronic design. It is also used in analog and mixed-signal circuits. VHDL is a hardware description language used in electronic design automation and integrated circuits. If your business is working with Verilog / VHDL then you can use some freelancer help to ease the workload. Post your Verilog/VHDL job today to connect with such freelancers. Verilog / VHDL Designers 분야 채용

필터

내 최근 검색 기록
필터링 기준:
예산
최대
최대
최대
타이프하기
기술
언어
    프로젝트 진행 단계
    16 건 검색 완료, 금액 기준 - USD
    VHDL desingner 6 일 left

    I need a VHDL designer to do the work today eda play [로그인하시면, URL을 확인하실 수 있습니다.]

    $25 (Avg Bid)
    $25 평균 입찰가
    5 입찰

    project need simulation and circuit diagram. no live build necessary,but it should be for 24v lead acid battery

    $11 (Avg Bid)
    $11 평균 입찰가
    2 입찰

    design of protocol using Verilog and uvm

    $236 (Avg Bid)
    $236 평균 입찰가
    5 입찰

    I want simulation of this paper and also want the concept behind it..

    $98 (Avg Bid)
    $98 평균 입찰가
    5 입찰
    Simulink Project 5 일 left
    확인

    Attached are all the templates and code that will be needed to produce the final code. (the "drawAircraft" file it the code from the last work.) The simulink/matlab model should look like the below

    $86 (Avg Bid)
    $86 평균 입찰가
    8 입찰

    Design a serial communication protocol i.e., telegram containing data bus, address bus, read/write bus and checksum(CRC). 1. read/write access is to be transferred. If CPU is doing a write access, then it should have 1 byte address and 1 byte data and control bits if possible. 2. Read bus should read the address to be transferred. 3. The write bus should transfer the PSS signal or the chip select...

    $218 (Avg Bid)
    $218 평균 입찰가
    9 입찰

    Design a serial communication protocol i.e., telegram containing data bus, address bus, read/write bus and checksum(CRC). 1. read/write access is to be transferred. If CPU is doing a write access, then it should have 1 byte address and 1 byte data and control bits if possible. 2. Read bus should read the address to be transferred. 3. The write bus should transfer the PSS signal or the chip select...

    $111 (Avg Bid)
    $111 평균 입찰가
    1 입찰

    I need you to debug a module in vhdl for me. I would like this to be developed quickly

    $33 (Avg Bid)
    $33 평균 입찰가
    8 입찰
    AVR project 3 일 left

    the project is a small task to be done on AVR i will share more details in the chat. Expert only

    $34 (Avg Bid)
    $34 평균 입찰가
    11 입찰

    Risolvere un esercizio di VHDL semplice in cui si utilizza sensori, timer e altri circuiti standard. Per maggiori informazioni contattatemi in messaggio privato. Massima serietà, molto importante la professionalità e conoscere bene il linguaggio di programmazione.

    $36 (Avg Bid)
    $36 평균 입찰가
    1 입찰

    I have a few mini projects to be done using Quartus II IDE. Experts place bid on the project and I will share more details in chat.

    $84 (Avg Bid)
    $84 평균 입찰가
    8 입찰
    Equalization in Simulink 2 일 left
    확인

    Create an equalization in Simulink using given wxamples.

    $211 (Avg Bid)
    $211 평균 입찰가
    12 입찰
    $8 - $20
    0 입찰
    Need help in DSP project 1 일 left
    확인

    I need help in DSP(Digital signal processing) project

    $29 (Avg Bid)
    $29 평균 입찰가
    18 입찰

    I have one zed board with ethernet on it. I one to display the output of the adder over the ethernet. Adder is not an issue you can download it from anywhere, should be in VHDL, then the output of the adder should be transferred to the ethernet and then use the telnet or putty to display the Output.

    $472 (Avg Bid)
    $472 평균 입찰가
    5 입찰