Find Jobs
Hire Freelancers

Communication systems expert with skills in Verilog

$30-250 AUD

종료됨
게시됨 2년 이상 전

$30-250 AUD

제출할때 지불됩니다
Need engineer with experience in MATLAB and VERILOG and can handle the project. More details will be shared over a chat
프로젝트 ID: 31937611

프로젝트 정보

12 제안서
원격근무 프로젝트
활동 중 2년 전

돈을 좀 벌 생각이십니까?

프리랜서 입찰의 이점

예산 및 기간 설정
작업 결과에 대한 급여 수급
제안의 개요를 자세히 쓰세요
무료로 프로젝트에 신청하고 입찰할 수 있습니다
12 이 프로젝트에 프리랜서들의 평균 입찰은 $169 AUD입니다.
사용자 아바타
Hello, this is Collins and am a Verilog and MatLab expert ready to work on your project. I would like my work to speak for itself. Kindly get in touch for my past work.
$200 AUD 7일에
4.8 (41 건의 리뷰)
5.2
5.2
사용자 아바타
Hi, I am digital design engineer, I have a broad knowledge of digital design in ASIC and FPGA using both VHDL and Verilog. I am using Vivado, ISE, and Quartus for FPGA, using DC, ICC, and prime-time for ASIC. and UVM for verification. I have helped many researchers in implementing their paper and opremizing thier designs for speed, power and area. if you have a clear paper showing the architecture I can implement it in two weeks. also I will provide you with a clear descreption of the code so that you can reproduce it yourself. Please contact me to know more about your needs. Regards, moaaz.
$150 AUD 7일에
5.0 (41 건의 리뷰)
4.8
4.8
사용자 아바타
I have a lot of experienced in doing MATLAB, RTL Design with Verilog and Verification as well. I used to work as a Researcher at the OFDM Transciever group to make a lot of IP Core or module with Verilog such as Convolution Encoder, Puncture, Interleaver, Modulator, FIR Filter, Demodulator, Deinterleaver, Depuncture and Viterbi Decoder. Previously i was done a project with verilog and the client from Russia to make CRC with 1 bit error correction based on the algorithm that the client gave to me and i have done it <24/7. The other one is i used to solve or do debugging inside the verilog code why the waveform is not equal as expectation. Hopefully my skill and experienced could fulfill this project's requirements. Thank You
$400 AUD 1일에
5.0 (3 건의 리뷰)
3.0
3.0
사용자 아바타
Hello Sir! I have just read your project related Communication systems expert with skills in Verilog I am a professional graduated Mechatronics and Control Engineer with three years of extensive experience in the field. I have best experience in working with Microcontrollers, PLCs and SCADA systems, Control system, Machine and Circuit designing and in automation. I am recognized for attention to detail and precision in the handling and manipulation of control system of automated machinery. Moreover, I have a proven track record of expert communication, having worked as a liaison between various teams, including design, production, quality assurance, and machine shop floor personnel. I have huge expertise in: o Arduino o MATLAB o Simulink o Machine Learning o Machine Vision o Neural Networks o Machine design (CAD/CAM design) o IOT (ESP32, ESP8266) o PCB Design and Layout o Artificial Intelligence o Proteus o Multisim o AutoCAD o SolidWorks o C++ Programming I always provide best and 100% accurate work. I will put a smile on your face through my work. You will be happy to work with me.
$40 AUD 2일에
5.0 (1 건의 리뷰)
0.6
0.6
사용자 아바타
Hello, Recently i have finished a PCIe base fpga project to comunicate with DDR4, Febric registers, IO port and LSRAM throught PCIe, DMA and Axi4Interconnect like IP cores and custom verilog code. I have enough experience in simulating system through testbench. I have good experience in MATLAB to develop any fpga design. My project cost is negotiable and i am passionate about fpga projects. I will help in documentation and post project modification in design at anytime you want. Thank you Satvik Patel
$230 AUD 7일에
5.0 (1 건의 리뷰)
0.7
0.7
사용자 아바타
Hi, I am Anjana B, Electronics and Communication s Engineer with good hands-on experience in Matlab and Verilog. I think my skillsets match your requirements. Looking forward to get in touch. Regards Anjana B
$175 AUD 4일에
5.0 (2 건의 리뷰)
0.6
0.6
사용자 아바타
Hello, I am Digital Design Engineer. I am working on vivado tool, diamond tool , modelSim and libero. I have knowledge in verilog ,VHDL language and using it in many projects also Matlab. I am looking forward to working with you.
$30 AUD 7일에
5.0 (1 건의 리뷰)
0.4
0.4
사용자 아바타
Design high level design and low level design - Vivado, Matlab simulink, Xilinx SDK. - Programming languages(verilog, code C)
$200 AUD 7일에
0.0 (0 건의 리뷰)
0.0
0.0
사용자 아바타
I have good experience in matlab and verilog .hope I can complete the project in time with the experience I have ...
$200 AUD 4일에
0.0 (0 건의 리뷰)
0.0
0.0
사용자 아바타
I am a digital design engineer with experience in working with verilog, system verilog and MATLAB. I have a degree in Electronics and Communication and hence I am a perfect candidate for this job
$150 AUD 7일에
0.0 (0 건의 리뷰)
0.0
0.0
사용자 아바타
I'm well experienced in FPGA domain Matlab and simulink and I have worked in different projects involving FPGA and RISCV architecture for a hardware accelerator using verilog, moving average model in matlab and simulink and exporting in verilog to run in FPGA boards , I can promise you to deliver the projects on time.
$56 AUD 7일에
0.0 (0 건의 리뷰)
0.0
0.0

고객에 대한 정보

국기 (PAKISTAN)
Islamabad, Pakistan
5.0
37
결제 수단 확인
10월 28, 2015부터 회원입니다

고객 확인

감사합니다! 무료 크레딧을 신청할 수 있는 링크를 이메일로 보내드렸습니다.
이메일을 보내는 동안 문제가 발생했습니다. 다시 시도해 주세요.
등록 사용자 전체 등록 건수(일자리)
Freelancer ® is a registered Trademark of Freelancer Technology Pty Limited (ACN 142 189 759)
Copyright © 2024 Freelancer Technology Pty Limited (ACN 142 189 759)
미리 보기 화면을 준비 중...
위치 정보 관련 접근권이 허용되었습니다.
고객님의 로그인 세션이 만료되어, 자동으로 로그아웃 처리가 되었습니다. 다시 로그인하여 주십시오.