Riyane S. Profile

0.0

(0 건의 리뷰)

를 팔로우 했습니다.

팔로우 서비스의 지정 과정에서 문제가 발생하였습니다.

이 사용자의 경우에는 다른 사용자들의 팔로우 서비스를 허용하지 않고 있습니다.

이 사용자에 대한 팔로우 서비스를 이미 이용하고 계십니다.

고객님의 현재 멤버십 등급으로는 0 건까지만 팔로우가 가능합니다. 멤버십 서비스의 업그레이드는 여기에서 하시면 됩니다.

성공적으로 언팔로우했습니다

팔로우 서비스에 대한 지정 해제 과정에서 문제가 발생하였습니다.

님에 대한 고객님의 추천 절차가 모두 완료되었습니다.

사용자 추천 과정에서 문제가 발생하였습니다.

원인을 알 수 없는 문제가 발생하였습니다. 현재의 페이지에서 다시 읽기 버튼을 클릭하신 후에 재시도하여 주시기 바랍니다.

이메일에 대한 인증 절차가 완료되었습니다.

$50 USD / 시간

riyadh,

saudi arabia

$50 USD / 시간

현지시간은 3:13 AM입니다

4월 30, 2024에 가입했습니다

0 추천

Riyane S.

@sidlakhdar

0.0

(0 건의 리뷰)

0.0

$50 USD / 시간

riyadh,

saudi arabia

$50 USD / 시간

해당 사항 없음.

작업 완료

해당 사항 없음.

예산 준수

해당 사항 없음.

기한 준수

해당 사항 없음.

재고용률

Senior IT and digital consultant, PhD

Experienced consultant with over 6 years of experience in Financial Technology (FinTech) and IT-strategy consulting. Holds a PhD in Computer Science. Worked on 5+ FinTech projects with multinational groups and institutions. Eager to leverage my FinTech knowledge to drive substantial financial and industrial impact.

Java Developers 분야의 전체 프리랜서 확인 (대상 국가: Saudi Arabia)

직업에 관해 Riyane S.님에게 연락해보세요

채팅으로 자세한 내용을 논의하려면 로그인하세요.

리뷰

수정 사항에 대한 저장 완료

여기에는 더 확인하실 만한 리뷰 건이 없습니다!

경력

Accuracy

7월 2022 - 1월 2024 (1 , 6 )

- Managed projects designing and executing data and AI strategies for top financial institutions in Europe and North America. - Led teams in engineering, consulting, and deploying a core computing tool (Python/Polars, AWS) to assess credit-risk for a major French investment bank. - Advised senior leadership of a major financial institution in North America on AI solutions and cloud-based optimizations for operational efficiency and cost saving.

Natixis Investment Bank

7월 2020 - 7월 2022 (2 )

- Helped Natixis unlock 4% uplift in revenues by designing a smart digital-pricing strategy for its financial products (Forex and Interest-Rate markets) - Led a team of 2 Data analysts to drive the implementation of the pricing solutions

CEA - French Atomic Energy Laboratory

12월 2017 - 7월 2020 (2 , 7 )

- Within the OPRECOMP EU project, created a programming framework to optimize large-data placement - Registered two international patents on the consequential findings derived from the project - Supervised a team of 5 software engineers in developing a C/C++ compiler implementing the solutions

교육

Doctorate

Ecole Nationale Supérieure d'Informatique et de Mathématiques Appliquées de Grenoble,

France

2017 - 2020

(3 )

Masters

Ecole Nationale Supérieure d'Informatique et de Mathématiques Appliquées de Grenoble,

France

2015 - 2017

(2 )

출판물

Methodology for code-optimization of memory data layouts by adaptation to HPC-system architectures

theses.hal.science

In this thesis, we plot a first step toward automatic software-adaptation to hardware. We present an iterative data-mining-related software optimization approach based on the detection and the exploration of the most influential parameters linked to the hardware, operating system and software.

On the Impact of Asynchronous I/O on the performance of the Cube re-mapper at HPC Scale

Julich Supercomputing Center

In this paper, we considers enhancing the I/O-access of the Cube re-mapper, a state-of-the-art trace-analysis software for HPC executions. We propose an overlapping-I/O write approach to outperform the time-response of the Cube re-mapper. Thanks to a theoretical study of the general pattern followed by the Cube re-mapper, we show that our method may bring an improvement up to 75% on this pattern.

Toward Modeling Cache-Miss Ratio for Dense-Data-Access-Based Optimization

ACM - Embedded System Week (EsWeek)

This allows to benefit from processors that are primarily designed to improve system performance. To reach such a software/hardware fitting without narrowing the scope of the optimization to few executions, one needs to have at his disposal relevant performance models of the considered hardware. This paper proposes a new method to optimize software kernels by considering their data-access mode. The proposed method permits to build a data-cache-miss model of a given application.

Data-layout optimization based on memory-access-pattern analysis for source-code performance improv

ACM - Proceedings of the 23th International Workshop on Software and Compilers for Embedded Systems

With the rising impact of the memory wall, selecting the adequate data-structure implementation for a given kernel has become a performance-critical issue. This paper presents a new methodology to solve the data-layout decision problem by adapting an input implementation to the host hardware-memory hierarchy. The proposed method automatically identifies, for a given input software, the most performing data-layout implementation for each selected variable by analyzing the memory-access pattern.