Find Jobs
Hire Freelancers

Verilog Expert for NTT Design Optimization

₹1500-12500 INR

종료됨
게시됨 18일 전

₹1500-12500 INR

제출할때 지불됩니다
I need a talented RTL designer, proficient in Verilog, to carry out an NTT Implementation project focused on dataflow modeling. Key Requirements: - Expertise in Verilog, with a deep understanding and application of dataflow modeling - Prior experience in RTL design and synthesis - The main goal for this task is to achieve optimization of the design using your Verilog expertise - Attention to detail, punctuality, and efficient communication skills are a must This project offers an opportunity to work with an interesting model and explore optimized NTT implementation. Your contribution to this project will be influential in achieving an optimized design.
프로젝트 ID: 38065448

프로젝트 정보

3 제안서
원격근무 프로젝트
활동 중 13일 전

돈을 좀 벌 생각이십니까?

프리랜서 입찰의 이점

예산 및 기간 설정
작업 결과에 대한 급여 수급
제안의 개요를 자세히 쓰세요
무료로 프로젝트에 신청하고 입찰할 수 있습니다
3 이 프로젝트에 프리랜서들의 평균 입찰은 ₹14,000 INR입니다.
사용자 아바타
Hi, I can analyze the architecture in PDF, make initial RTL and run Synthesis using Cadence or Synopsys tool.
₹10,000 INR 10일에
0.0 (0 건의 리뷰)
0.0
0.0
사용자 아바타
I have done the project in verilog language and tested it on using vivado lets discuss it over chat AI expert with over a decade of experience in software development. While my profile may not explicitly mention Verilog, rest assured my proficiency in computer science extends beyond the languages I've listed. I have hands-on experience working with various languages and technologies which enables me to quickly learn and adapt, which is an essential trait for a successful digital project like NTT Optimization. Moreover, I am well-versed with dataflow modeling and synthesis - critical skills needed for this project. My deep understanding and implementation of advanced algorithms, be it in machine learning or any other domain can assure you of my ability to optimize your NTT Design as per your requirements. My proficiency in Verilog combined with my familiarity with tools like Vivado makes me an optimal choice for this task.
₹25,000 INR 7일에
0.0 (0 건의 리뷰)
0.0
0.0
사용자 아바타
In my current role as an RTL Design Engineer, I have gained extensive experience in Verilog language and have actively engaged in configuring and integrating the Cortex-M33 with SOC, as well as RTL Design for Debouncer. Additionally, I have been involved in Synthesis and Implementation, where my duties entail identifying and troubleshooting errors, and subsequently creating constraints to address these issues. To achieve this, I utilize tools such as Synplify and Vivado for design synthesis. My responsibilities cover the entire front-end design process, including RTL design, synthesis, and implementation.
₹7,000 INR 10일에
0.0 (0 건의 리뷰)
0.0
0.0

고객에 대한 정보

국기 (INDIA)
Noida, India
0.0
0
결제 수단 확인
2월 24, 2024부터 회원입니다

고객 확인

감사합니다! 무료 크레딧을 신청할 수 있는 링크를 이메일로 보내드렸습니다.
이메일을 보내는 동안 문제가 발생했습니다. 다시 시도해 주세요.
등록 사용자 전체 등록 건수(일자리)
Freelancer ® is a registered Trademark of Freelancer Technology Pty Limited (ACN 142 189 759)
Copyright © 2024 Freelancer Technology Pty Limited (ACN 142 189 759)
미리 보기 화면을 준비 중...
위치 정보 관련 접근권이 허용되었습니다.
고객님의 로그인 세션이 만료되어, 자동으로 로그아웃 처리가 되었습니다. 다시 로그인하여 주십시오.