Add-sub unit with register file (3-ported RAM)

$10-30 USD

완료함

게시됨

2년 이상 전

$10-30 USD

제출할때 지불됩니다

3 ported register file using LPM 32 bit registers using LPM design add/sub unit usign LPM (add required flags) MIPS R-type use vhdl code to describe add/sub unit intiallize 3 ported ram using MIF file to the number used in ADD/SUB modelsim is MUST

프로젝트 ID: 31807016

프로젝트 정보

5 제안서

원격근무 프로젝트

활동 중 3년 전

돈을 좀 벌 생각이십니까?

이메일 주소

프리랜서 입찰의 이점

예산 및 기간 설정

작업 결과에 대한 급여 수급

제안의 개요를 자세히 쓰세요

무료로 프로젝트에 신청하고 입찰할 수 있습니다

프로젝트를 수여된 사용자:

@senthilps3

Hi I have experienced in Quartus II LPM (mega wizard IP )and VHDL, also I have the prior experience in MIPS processor and its ISA. you can verify my profile for recent projects about MIPS processor Thank you

$30 USD 2일에

5.0

(6 건의 리뷰)

2.6

5 이 프로젝트에 프리랜서들의 평균 입찰은 $32 USD입니다.

@tyuturkinnik

Dear Client. I am Nikita Thank you for your posting. I've just read your description and guarantee 100% success on your job. Let's discuss about budget and deadline on private chat. Looking forward to hearing from you soon. Thanks

$25 USD 1일에

5.0

(14 건의 리뷰)

3.8

@yanatejaip5s

I have a lot of experienced in doing RTL Design with Verilog and Verification as well. I used to work as a Researcher at the OFDM Transciever group to make a lot of IP Core or module from Verilog. Previously i was done a project with verilog and the client from Russia to make CRC with 1 bit error correction based on the algorithm that the client gave to me and i have done it <24/7. Hopefully my skill and experienced could fulfill this project's requirements. Thank You

$40 USD 1일에

0.0

(0 건의 리뷰)

0.0

@mishkaten

Hello, I am 3+ years experienced in Verilog / VHDL. I have studied it in university where I closed this course on 100/100. I've done tons of code in University :)

$12 USD 2일에